2 * Copyright 2013 Gateworks Corporation
4 * The code contained herein is licensed under the GNU General Public
5 * License. You may obtain a copy of the GNU General Public License
6 * Version 2 or later at the following locations:
8 * http://www.opensource.org/licenses/gpl-license.html
9 * http://www.gnu.org/copyleft/gpl.html
12 #include <dt-bindings/gpio/gpio.h>
15 /* these are used by bootloader for disabling nodes */
25 bootargs = "console=ttymxc1,115200";
29 compatible = "gpio-leds";
30 pinctrl-names = "default";
31 pinctrl-0 = <&pinctrl_gpio_leds>;
35 gpios = <&gpio4 6 GPIO_ACTIVE_HIGH>; /* MX6_PANLEDG */
37 linux,default-trigger = "heartbeat";
42 gpios = <&gpio4 7 GPIO_ACTIVE_HIGH>; /* MX6_PANLEDR */
43 default-state = "off";
48 reg = <0x10000000 0x20000000>;
52 compatible = "pps-gpio";
53 pinctrl-names = "default";
54 pinctrl-0 = <&pinctrl_pps>;
55 gpios = <&gpio1 26 GPIO_ACTIVE_HIGH>;
60 compatible = "simple-bus";
64 reg_3p3v: regulator@0 {
65 compatible = "regulator-fixed";
67 regulator-name = "3P3V";
68 regulator-min-microvolt = <3300000>;
69 regulator-max-microvolt = <3300000>;
73 reg_5p0v: regulator@1 {
74 compatible = "regulator-fixed";
76 regulator-name = "5P0V";
77 regulator-min-microvolt = <5000000>;
78 regulator-max-microvolt = <5000000>;
82 reg_usb_otg_vbus: regulator@2 {
83 compatible = "regulator-fixed";
85 regulator-name = "usb_otg_vbus";
86 regulator-min-microvolt = <5000000>;
87 regulator-max-microvolt = <5000000>;
88 gpio = <&gpio3 22 GPIO_ACTIVE_HIGH>;
95 pinctrl-names = "default";
96 pinctrl-0 = <&pinctrl_enet>;
97 phy-mode = "rgmii-id";
98 phy-reset-gpios = <&gpio1 30 GPIO_ACTIVE_LOW>;
103 pinctrl-names = "default";
104 pinctrl-0 = <&pinctrl_gpmi_nand>;
109 ddc-i2c-bus = <&i2c3>;
114 clock-frequency = <100000>;
115 pinctrl-names = "default";
116 pinctrl-0 = <&pinctrl_i2c1>;
120 compatible = "atmel,24c02";
126 compatible = "atmel,24c02";
132 compatible = "atmel,24c02";
138 compatible = "atmel,24c02";
144 compatible = "nxp,pca9555";
151 compatible = "dallas,ds1672";
157 clock-frequency = <100000>;
158 pinctrl-names = "default";
159 pinctrl-0 = <&pinctrl_i2c2>;
164 clock-frequency = <100000>;
165 pinctrl-names = "default";
166 pinctrl-0 = <&pinctrl_i2c3>;
171 pinctrl-names = "default";
172 pinctrl-0 = <&pinctrl_pcie>;
173 reset-gpio = <&gpio1 0 GPIO_ACTIVE_LOW>;
178 pinctrl-names = "default";
179 pinctrl-0 = <&pinctrl_pwm2>; /* MX6_DIO1 */
184 pinctrl-names = "default";
185 pinctrl-0 = <&pinctrl_pwm3>; /* MX6_DIO2 */
190 pinctrl-names = "default";
191 pinctrl-0 = <&pinctrl_pwm4>; /* MX6_DIO3 */
196 pinctrl-names = "default";
197 pinctrl-0 = <&pinctrl_uart1>;
202 pinctrl-names = "default";
203 pinctrl-0 = <&pinctrl_uart2>;
208 pinctrl-names = "default";
209 pinctrl-0 = <&pinctrl_uart3>;
214 pinctrl-names = "default";
215 pinctrl-0 = <&pinctrl_uart5>;
220 vbus-supply = <®_usb_otg_vbus>;
221 pinctrl-names = "default";
222 pinctrl-0 = <&pinctrl_usbotg>;
223 disable-over-current;
233 pinctrl_enet: enetgrp {
235 MX6QDL_PAD_RGMII_RXC__RGMII_RXC 0x1b0b0
236 MX6QDL_PAD_RGMII_RD0__RGMII_RD0 0x1b0b0
237 MX6QDL_PAD_RGMII_RD1__RGMII_RD1 0x1b0b0
238 MX6QDL_PAD_RGMII_RD2__RGMII_RD2 0x1b0b0
239 MX6QDL_PAD_RGMII_RD3__RGMII_RD3 0x1b0b0
240 MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
241 MX6QDL_PAD_RGMII_TXC__RGMII_TXC 0x1b0b0
242 MX6QDL_PAD_RGMII_TD0__RGMII_TD0 0x1b0b0
243 MX6QDL_PAD_RGMII_TD1__RGMII_TD1 0x1b0b0
244 MX6QDL_PAD_RGMII_TD2__RGMII_TD2 0x1b0b0
245 MX6QDL_PAD_RGMII_TD3__RGMII_TD3 0x1b0b0
246 MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
247 MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK 0x1b0b0
248 MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x1b0b0
249 MX6QDL_PAD_ENET_MDC__ENET_MDC 0x1b0b0
250 MX6QDL_PAD_GPIO_16__ENET_REF_CLK 0x4001b0a8
251 MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x1b0b0 /* PHY Reset */
255 pinctrl_gpio_leds: gpioledsgrp {
257 MX6QDL_PAD_KEY_COL0__GPIO4_IO06 0x1b0b0
258 MX6QDL_PAD_KEY_ROW0__GPIO4_IO07 0x1b0b0
262 pinctrl_gpmi_nand: gpminandgrp {
264 MX6QDL_PAD_NANDF_CLE__NAND_CLE 0xb0b1
265 MX6QDL_PAD_NANDF_ALE__NAND_ALE 0xb0b1
266 MX6QDL_PAD_NANDF_WP_B__NAND_WP_B 0xb0b1
267 MX6QDL_PAD_NANDF_RB0__NAND_READY_B 0xb000
268 MX6QDL_PAD_NANDF_CS0__NAND_CE0_B 0xb0b1
269 MX6QDL_PAD_SD4_CMD__NAND_RE_B 0xb0b1
270 MX6QDL_PAD_SD4_CLK__NAND_WE_B 0xb0b1
271 MX6QDL_PAD_NANDF_D0__NAND_DATA00 0xb0b1
272 MX6QDL_PAD_NANDF_D1__NAND_DATA01 0xb0b1
273 MX6QDL_PAD_NANDF_D2__NAND_DATA02 0xb0b1
274 MX6QDL_PAD_NANDF_D3__NAND_DATA03 0xb0b1
275 MX6QDL_PAD_NANDF_D4__NAND_DATA04 0xb0b1
276 MX6QDL_PAD_NANDF_D5__NAND_DATA05 0xb0b1
277 MX6QDL_PAD_NANDF_D6__NAND_DATA06 0xb0b1
278 MX6QDL_PAD_NANDF_D7__NAND_DATA07 0xb0b1
282 pinctrl_i2c1: i2c1grp {
284 MX6QDL_PAD_EIM_D21__I2C1_SCL 0x4001b8b1
285 MX6QDL_PAD_EIM_D28__I2C1_SDA 0x4001b8b1
289 pinctrl_i2c2: i2c2grp {
291 MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
292 MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
296 pinctrl_i2c3: i2c3grp {
298 MX6QDL_PAD_GPIO_3__I2C3_SCL 0x4001b8b1
299 MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b8b1
303 pinctrl_pcie: pciegrp {
305 MX6QDL_PAD_GPIO_0__GPIO1_IO00 0x1b0b0
309 pinctrl_pps: ppsgrp {
311 MX6QDL_PAD_ENET_RXD1__GPIO1_IO26 0x1b0b1
315 pinctrl_pwm2: pwm2grp {
317 MX6QDL_PAD_SD1_DAT2__PWM2_OUT 0x1b0b1
321 pinctrl_pwm3: pwm3grp {
323 MX6QDL_PAD_SD1_DAT1__PWM3_OUT 0x1b0b1
327 pinctrl_pwm4: pwm4grp {
329 MX6QDL_PAD_SD1_CMD__PWM4_OUT 0x1b0b1
333 pinctrl_uart1: uart1grp {
335 MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA 0x1b0b1
336 MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA 0x1b0b1
340 pinctrl_uart2: uart2grp {
342 MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA 0x1b0b1
343 MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA 0x1b0b1
347 pinctrl_uart3: uart3grp {
349 MX6QDL_PAD_EIM_D24__UART3_TX_DATA 0x1b0b1
350 MX6QDL_PAD_EIM_D25__UART3_RX_DATA 0x1b0b1
354 pinctrl_uart5: uart5grp {
356 MX6QDL_PAD_KEY_COL1__UART5_TX_DATA 0x1b0b1
357 MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA 0x1b0b1
361 pinctrl_usbotg: usbotggrp {
363 MX6QDL_PAD_GPIO_1__USB_OTG_ID 0x17059
364 MX6QDL_PAD_EIM_D22__GPIO3_IO22 0x1b0b0 /* OTG_PWR_EN */