1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com)
6 #include <linux/seq_file.h>
8 #include <linux/delay.h>
9 #include <linux/root_dev.h>
10 #include <linux/clk.h>
11 #include <linux/clocksource.h>
12 #include <linux/console.h>
13 #include <linux/module.h>
14 #include <linux/sizes.h>
15 #include <linux/cpu.h>
16 #include <linux/of_clk.h>
17 #include <linux/of_fdt.h>
19 #include <linux/cache.h>
20 #include <uapi/linux/mount.h>
21 #include <asm/sections.h>
22 #include <asm/arcregs.h>
23 #include <asm/asserts.h>
25 #include <asm/setup.h>
28 #include <asm/unwind.h>
29 #include <asm/mach_desc.h>
31 #include <asm/dsp-impl.h>
33 #define FIX_PTR(x) __asm__ __volatile__(";" : "+r"(x))
35 unsigned int intr_to_DE_cnt;
37 /* Part of U-boot ABI: see head.S */
38 int __initdata uboot_tag;
39 int __initdata uboot_magic;
40 char __initdata *uboot_arg;
42 const struct machine_desc *machine_desc;
44 struct task_struct *_current_task[NR_CPUS]; /* For stack switching */
46 struct cpuinfo_arc cpuinfo_arc700[NR_CPUS];
48 static const struct id_to_str arc_legacy_rel[] = {
49 /* ID.ARCVER, Release */
50 #ifdef CONFIG_ISA_ARCOMPACT
61 static const struct id_to_str arc_hs_ver54_rel[] = {
62 /* UARCH.MAJOR, Release */
70 static void read_decode_ccm_bcr(struct cpuinfo_arc *cpu)
72 if (is_isa_arcompact()) {
73 struct bcr_iccm_arcompact iccm;
74 struct bcr_dccm_arcompact dccm;
76 READ_BCR(ARC_REG_ICCM_BUILD, iccm);
78 cpu->iccm.sz = 4096 << iccm.sz; /* 8K to 512K */
79 cpu->iccm.base_addr = iccm.base << 16;
82 READ_BCR(ARC_REG_DCCM_BUILD, dccm);
85 cpu->dccm.sz = 2048 << dccm.sz; /* 2K to 256K */
87 base = read_aux_reg(ARC_REG_DCCM_BASE_BUILD);
88 cpu->dccm.base_addr = base & ~0xF;
91 struct bcr_iccm_arcv2 iccm;
92 struct bcr_dccm_arcv2 dccm;
95 READ_BCR(ARC_REG_ICCM_BUILD, iccm);
97 cpu->iccm.sz = 256 << iccm.sz00; /* 512B to 16M */
98 if (iccm.sz00 == 0xF && iccm.sz01 > 0)
99 cpu->iccm.sz <<= iccm.sz01;
101 region = read_aux_reg(ARC_REG_AUX_ICCM);
102 cpu->iccm.base_addr = region & 0xF0000000;
105 READ_BCR(ARC_REG_DCCM_BUILD, dccm);
107 cpu->dccm.sz = 256 << dccm.sz0;
108 if (dccm.sz0 == 0xF && dccm.sz1 > 0)
109 cpu->dccm.sz <<= dccm.sz1;
111 region = read_aux_reg(ARC_REG_AUX_DCCM);
112 cpu->dccm.base_addr = region & 0xF0000000;
117 static void decode_arc_core(struct cpuinfo_arc *cpu)
119 struct bcr_uarch_build_arcv2 uarch;
120 const struct id_to_str *tbl;
122 if (cpu->core.family < 0x54) { /* includes arc700 */
124 for (tbl = &arc_legacy_rel[0]; tbl->id != 0; tbl++) {
125 if (cpu->core.family == tbl->id) {
126 cpu->release = tbl->str;
131 if (is_isa_arcompact())
132 cpu->name = "ARC700";
136 cpu->name = cpu->release = "Unknown";
142 * Initial HS cores bumped AUX IDENTITY.ARCVER for each release until
143 * ARCVER 0x54 which introduced AUX MICRO_ARCH_BUILD and subsequent
144 * releases only update it.
146 READ_BCR(ARC_REG_MICRO_ARCH_BCR, uarch);
148 if (uarch.prod == 4) {
156 for (tbl = &arc_hs_ver54_rel[0]; tbl->id != 0xFF; tbl++) {
157 if (uarch.maj == tbl->id) {
158 cpu->release = tbl->str;
164 static void read_arc_build_cfg_regs(void)
166 struct bcr_timer timer;
167 struct bcr_generic bcr;
168 struct cpuinfo_arc *cpu = &cpuinfo_arc700[smp_processor_id()];
169 struct bcr_isa_arcv2 isa;
170 struct bcr_actionpoint ap;
174 READ_BCR(AUX_IDENTITY, cpu->core);
175 decode_arc_core(cpu);
177 READ_BCR(ARC_REG_TIMERS_BCR, timer);
178 cpu->extn.timer0 = timer.t0;
179 cpu->extn.timer1 = timer.t1;
180 cpu->extn.rtc = timer.rtc;
182 cpu->vec_base = read_aux_reg(AUX_INTR_VEC_BASE);
184 READ_BCR(ARC_REG_MUL_BCR, cpu->extn_mpy);
186 /* Read CCM BCRs for boot reporting even if not enabled in Kconfig */
187 read_decode_ccm_bcr(cpu);
189 read_decode_mmu_bcr();
190 read_decode_cache_bcr();
192 if (is_isa_arcompact()) {
193 struct bcr_fp_arcompact sp, dp;
194 struct bcr_bpu_arcompact bpu;
196 READ_BCR(ARC_REG_FP_BCR, sp);
197 READ_BCR(ARC_REG_DPFP_BCR, dp);
198 cpu->extn.fpu_sp = sp.ver ? 1 : 0;
199 cpu->extn.fpu_dp = dp.ver ? 1 : 0;
201 READ_BCR(ARC_REG_BPU_BCR, bpu);
202 cpu->bpu.ver = bpu.ver;
203 cpu->bpu.full = bpu.fam ? 1 : 0;
205 cpu->bpu.num_cache = 256 << (bpu.ent - 1);
206 cpu->bpu.num_pred = 256 << (bpu.ent - 1);
209 struct bcr_fp_arcv2 spdp;
210 struct bcr_bpu_arcv2 bpu;
212 READ_BCR(ARC_REG_FP_V2_BCR, spdp);
213 cpu->extn.fpu_sp = spdp.sp ? 1 : 0;
214 cpu->extn.fpu_dp = spdp.dp ? 1 : 0;
216 READ_BCR(ARC_REG_BPU_BCR, bpu);
217 cpu->bpu.ver = bpu.ver;
218 cpu->bpu.full = bpu.ft;
219 cpu->bpu.num_cache = 256 << bpu.bce;
220 cpu->bpu.num_pred = 2048 << bpu.pte;
221 cpu->bpu.ret_stk = 4 << bpu.rse;
223 /* if dual issue hardware, is it enabled ? */
224 if (cpu->extn.dual) {
225 unsigned int exec_ctrl;
227 READ_BCR(AUX_EXEC_CTRL, exec_ctrl);
228 cpu->extn.dual_enb = !(exec_ctrl & 1);
232 READ_BCR(ARC_REG_AP_BCR, ap);
234 cpu->extn.ap_num = 2 << ap.num;
235 cpu->extn.ap_full = !ap.min;
238 READ_BCR(ARC_REG_SMART_BCR, bcr);
239 cpu->extn.smart = bcr.ver ? 1 : 0;
241 READ_BCR(ARC_REG_RTT_BCR, bcr);
242 cpu->extn.rtt = bcr.ver ? 1 : 0;
244 READ_BCR(ARC_REG_ISA_CFG_BCR, isa);
246 /* some hacks for lack of feature BCR info in old ARC700 cores */
247 if (is_isa_arcompact()) {
248 if (!isa.ver) /* ISA BCR absent, use Kconfig info */
249 cpu->isa.atomic = IS_ENABLED(CONFIG_ARC_HAS_LLSC);
251 /* ARC700_BUILD only has 2 bits of isa info */
252 struct bcr_generic bcr = *(struct bcr_generic *)&isa;
253 cpu->isa.atomic = bcr.info & 1;
256 cpu->isa.be = IS_ENABLED(CONFIG_CPU_BIG_ENDIAN);
258 /* there's no direct way to distinguish 750 vs. 770 */
259 if (unlikely(cpu->core.family < 0x34 || cpu->mmu.ver < 3))
260 cpu->name = "ARC750";
266 static char *arc_cpu_mumbojumbo(int cpu_id, char *buf, int len)
268 struct cpuinfo_arc *cpu = &cpuinfo_arc700[cpu_id];
269 struct bcr_identity *core = &cpu->core;
275 n += scnprintf(buf + n, len - n,
276 "\nIDENTITY\t: ARCVER [%#02x] ARCNUM [%#02x] CHIPID [%#4x]\n",
277 core->family, core->cpu_id, core->chip_id);
279 n += scnprintf(buf + n, len - n, "processor [%d]\t: %s %s (%s ISA) %s%s%s\n",
280 cpu_id, cpu->name, cpu->release,
281 is_isa_arcompact() ? "ARCompact" : "ARCv2",
282 IS_AVAIL1(cpu->isa.be, "[Big-Endian]"),
283 IS_AVAIL3(cpu->extn.dual, cpu->extn.dual_enb, " Dual-Issue "));
285 n += scnprintf(buf + n, len - n, "Timers\t\t: %s%s%s%s%s%s\nISA Extn\t: ",
286 IS_AVAIL1(cpu->extn.timer0, "Timer0 "),
287 IS_AVAIL1(cpu->extn.timer1, "Timer1 "),
288 IS_AVAIL2(cpu->extn.rtc, "RTC [UP 64-bit] ", CONFIG_ARC_TIMERS_64BIT),
289 IS_AVAIL2(cpu->extn.gfrc, "GFRC [SMP 64-bit] ", CONFIG_ARC_TIMERS_64BIT));
291 if (cpu->extn_mpy.ver) {
292 if (is_isa_arcompact()) {
293 scnprintf(mpy_opt, 16, "mpy");
296 int opt = 2; /* stock MPY/MPYH */
298 if (cpu->extn_mpy.dsp) /* OPT 7-9 */
299 opt = cpu->extn_mpy.dsp + 6;
301 scnprintf(mpy_opt, 16, "mpy[opt %d] ", opt);
305 n += scnprintf(buf + n, len - n, "%s%s%s%s%s%s%s%s\n",
306 IS_AVAIL2(cpu->isa.atomic, "atomic ", CONFIG_ARC_HAS_LLSC),
307 IS_AVAIL2(cpu->isa.ldd, "ll64 ", CONFIG_ARC_HAS_LL64),
308 IS_AVAIL2(cpu->isa.unalign, "unalign ", CONFIG_ARC_USE_UNALIGNED_MEM_ACCESS),
309 IS_AVAIL1(cpu->extn_mpy.ver, mpy_opt),
310 IS_AVAIL1(cpu->isa.div_rem, "div_rem "));
313 n += scnprintf(buf + n, len - n,
314 "BPU\t\t: %s%s match, cache:%d, Predict Table:%d Return stk: %d",
315 IS_AVAIL1(cpu->bpu.full, "full"),
316 IS_AVAIL1(!cpu->bpu.full, "partial"),
317 cpu->bpu.num_cache, cpu->bpu.num_pred, cpu->bpu.ret_stk);
319 if (is_isa_arcv2()) {
322 READ_BCR(ARC_REG_LPB_BUILD, lpb);
325 ctl = read_aux_reg(ARC_REG_LPB_CTRL);
327 n += scnprintf(buf + n, len - n, " Loop Buffer:%d %s",
329 IS_DISABLED_RUN(!ctl));
332 n += scnprintf(buf + n, len - n, "\n");
338 static char *arc_extn_mumbojumbo(int cpu_id, char *buf, int len)
341 struct cpuinfo_arc *cpu = &cpuinfo_arc700[cpu_id];
345 n += scnprintf(buf + n, len - n, "Vector Table\t: %#x\n", cpu->vec_base);
347 if (cpu->extn.fpu_sp || cpu->extn.fpu_dp)
348 n += scnprintf(buf + n, len - n, "FPU\t\t: %s%s\n",
349 IS_AVAIL1(cpu->extn.fpu_sp, "SP "),
350 IS_AVAIL1(cpu->extn.fpu_dp, "DP "));
352 if (cpu->extn.ap_num | cpu->extn.smart | cpu->extn.rtt) {
353 n += scnprintf(buf + n, len - n, "DEBUG\t\t: %s%s",
354 IS_AVAIL1(cpu->extn.smart, "smaRT "),
355 IS_AVAIL1(cpu->extn.rtt, "RTT "));
356 if (cpu->extn.ap_num) {
357 n += scnprintf(buf + n, len - n, "ActionPoint %d/%s",
359 cpu->extn.ap_full ? "full":"min");
361 n += scnprintf(buf + n, len - n, "\n");
364 if (cpu->dccm.sz || cpu->iccm.sz)
365 n += scnprintf(buf + n, len - n, "Extn [CCM]\t: DCCM @ %x, %d KB / ICCM: @ %x, %d KB\n",
366 cpu->dccm.base_addr, TO_KB(cpu->dccm.sz),
367 cpu->iccm.base_addr, TO_KB(cpu->iccm.sz));
369 if (is_isa_arcv2()) {
371 /* Error Protection: ECC/Parity */
373 READ_BCR(ARC_REG_ERP_BUILD, erp);
377 READ_BCR(ARC_REG_ERP_CTRL, ctl);
379 /* inverted bits: 0 means enabled */
380 n += scnprintf(buf + n, len - n, "Extn [ECC]\t: %s%s%s%s%s%s\n",
381 IS_AVAIL3(erp.ic, !ctl.dpi, "IC "),
382 IS_AVAIL3(erp.dc, !ctl.dpd, "DC "),
383 IS_AVAIL3(erp.mmu, !ctl.mpd, "MMU "));
390 void chk_opt_strict(char *opt_name, bool hw_exists, bool opt_ena)
392 if (hw_exists && !opt_ena)
393 pr_warn(" ! Enable %s for working apps\n", opt_name);
394 else if (!hw_exists && opt_ena)
395 panic("Disable %s, hardware NOT present\n", opt_name);
398 void chk_opt_weak(char *opt_name, bool hw_exists, bool opt_ena)
400 if (!hw_exists && opt_ena)
401 panic("Disable %s, hardware NOT present\n", opt_name);
404 static void arc_chk_core_config(void)
406 struct cpuinfo_arc *cpu = &cpuinfo_arc700[smp_processor_id()];
409 if (!cpu->extn.timer0)
410 panic("Timer0 is not present!\n");
412 if (!cpu->extn.timer1)
413 panic("Timer1 is not present!\n");
415 #ifdef CONFIG_ARC_HAS_DCCM
417 * DCCM can be arbit placed in hardware.
418 * Make sure it's placement/sz matches what Linux is built with
420 if ((unsigned int)__arc_dccm_base != cpu->dccm.base_addr)
421 panic("Linux built with incorrect DCCM Base address\n");
423 if (CONFIG_ARC_DCCM_SZ * SZ_1K != cpu->dccm.sz)
424 panic("Linux built with incorrect DCCM Size\n");
427 #ifdef CONFIG_ARC_HAS_ICCM
428 if (CONFIG_ARC_ICCM_SZ * SZ_1K != cpu->iccm.sz)
429 panic("Linux built with incorrect ICCM Size\n");
433 * FP hardware/software config sanity
434 * -If hardware present, kernel needs to save/restore FPU state
435 * -If not, it will crash trying to save/restore the non-existant regs
438 if (is_isa_arcompact()) {
439 /* only DPDP checked since SP has no arch visible regs */
440 present = cpu->extn.fpu_dp;
441 CHK_OPT_STRICT(CONFIG_ARC_FPU_SAVE_RESTORE, present);
443 /* Accumulator Low:High pair (r58:59) present if DSP MPY or FPU */
444 present = cpu->extn_mpy.dsp | cpu->extn.fpu_sp | cpu->extn.fpu_dp;
445 CHK_OPT_STRICT(CONFIG_ARC_HAS_ACCL_REGS, present);
452 * Initialize and setup the processor core
453 * This is called by all the CPUs thus should not do special case stuff
454 * such as only for boot CPU etc
457 void setup_processor(void)
460 int cpu_id = smp_processor_id();
462 read_arc_build_cfg_regs();
465 pr_info("%s", arc_cpu_mumbojumbo(cpu_id, str, sizeof(str)));
470 pr_info("%s", arc_extn_mumbojumbo(cpu_id, str, sizeof(str)));
471 pr_info("%s", arc_platform_smp_cpuinfo());
473 arc_chk_core_config();
476 static inline bool uboot_arg_invalid(unsigned long addr)
479 * Check that it is a untranslated address (although MMU is not enabled
480 * yet, it being a high address ensures this is not by fluke)
482 if (addr < PAGE_OFFSET)
485 /* Check that address doesn't clobber resident kernel image */
486 return addr >= (unsigned long)_stext && addr <= (unsigned long)_end;
489 #define IGNORE_ARGS "Ignore U-boot args: "
491 /* uboot_tag values for U-boot - kernel ABI revision 0; see head.S */
492 #define UBOOT_TAG_NONE 0
493 #define UBOOT_TAG_CMDLINE 1
494 #define UBOOT_TAG_DTB 2
495 /* We always pass 0 as magic from U-boot */
496 #define UBOOT_MAGIC_VALUE 0
498 void __init handle_uboot_args(void)
500 bool use_embedded_dtb = true;
501 bool append_cmdline = false;
503 /* check that we know this tag */
504 if (uboot_tag != UBOOT_TAG_NONE &&
505 uboot_tag != UBOOT_TAG_CMDLINE &&
506 uboot_tag != UBOOT_TAG_DTB) {
507 pr_warn(IGNORE_ARGS "invalid uboot tag: '%08x'\n", uboot_tag);
508 goto ignore_uboot_args;
511 if (uboot_magic != UBOOT_MAGIC_VALUE) {
512 pr_warn(IGNORE_ARGS "non zero uboot magic\n");
513 goto ignore_uboot_args;
516 if (uboot_tag != UBOOT_TAG_NONE &&
517 uboot_arg_invalid((unsigned long)uboot_arg)) {
518 pr_warn(IGNORE_ARGS "invalid uboot arg: '%px'\n", uboot_arg);
519 goto ignore_uboot_args;
522 /* see if U-boot passed an external Device Tree blob */
523 if (uboot_tag == UBOOT_TAG_DTB) {
524 machine_desc = setup_machine_fdt((void *)uboot_arg);
526 /* external Device Tree blob is invalid - use embedded one */
527 use_embedded_dtb = !machine_desc;
530 if (uboot_tag == UBOOT_TAG_CMDLINE)
531 append_cmdline = true;
535 if (use_embedded_dtb) {
536 machine_desc = setup_machine_fdt(__dtb_start);
538 panic("Embedded DT invalid\n");
542 * NOTE: @boot_command_line is populated by setup_machine_fdt() so this
543 * append processing can only happen after.
545 if (append_cmdline) {
546 /* Ensure a whitespace between the 2 cmdlines */
547 strlcat(boot_command_line, " ", COMMAND_LINE_SIZE);
548 strlcat(boot_command_line, uboot_arg, COMMAND_LINE_SIZE);
552 void __init setup_arch(char **cmdline_p)
556 /* Save unparsed command line copy for /proc/cmdline */
557 *cmdline_p = boot_command_line;
559 /* To force early parsing of things like mem=xxx */
562 /* Platform/board specific: e.g. early console registration */
563 if (machine_desc->init_early)
564 machine_desc->init_early();
571 /* copy flat DT out of .init and then unflatten it */
572 unflatten_and_copy_device_tree();
574 /* Can be issue if someone passes cmd line arg "ro"
575 * But that is unlikely so keeping it as it is
577 root_mountflags &= ~MS_RDONLY;
583 * Called from start_kernel() - boot CPU only
585 void __init time_init(void)
591 static int __init customize_machine(void)
593 if (machine_desc->init_machine)
594 machine_desc->init_machine();
598 arch_initcall(customize_machine);
600 static int __init init_late_machine(void)
602 if (machine_desc->init_late)
603 machine_desc->init_late();
607 late_initcall(init_late_machine);
609 * Get CPU information for use by the procfs.
612 #define cpu_to_ptr(c) ((void *)(0xFFFF0000 | (unsigned int)(c)))
613 #define ptr_to_cpu(p) (~0xFFFF0000UL & (unsigned int)(p))
615 static int show_cpuinfo(struct seq_file *m, void *v)
618 int cpu_id = ptr_to_cpu(v);
619 struct device *cpu_dev = get_cpu_device(cpu_id);
621 unsigned long freq = 0;
623 if (!cpu_online(cpu_id)) {
624 seq_printf(m, "processor [%d]\t: Offline\n", cpu_id);
628 str = (char *)__get_free_page(GFP_KERNEL);
632 seq_printf(m, arc_cpu_mumbojumbo(cpu_id, str, PAGE_SIZE));
634 cpu_clk = clk_get(cpu_dev, NULL);
635 if (IS_ERR(cpu_clk)) {
636 seq_printf(m, "CPU speed \t: Cannot get clock for processor [%d]\n",
639 freq = clk_get_rate(cpu_clk);
642 seq_printf(m, "CPU speed\t: %lu.%02lu Mhz\n",
643 freq / 1000000, (freq / 10000) % 100);
645 seq_printf(m, "Bogo MIPS\t: %lu.%02lu\n",
646 loops_per_jiffy / (500000 / HZ),
647 (loops_per_jiffy / (5000 / HZ)) % 100);
649 seq_printf(m, arc_mmu_mumbojumbo(cpu_id, str, PAGE_SIZE));
650 seq_printf(m, arc_cache_mumbojumbo(cpu_id, str, PAGE_SIZE));
651 seq_printf(m, arc_extn_mumbojumbo(cpu_id, str, PAGE_SIZE));
652 seq_printf(m, arc_platform_smp_cpuinfo());
654 free_page((unsigned long)str);
661 static void *c_start(struct seq_file *m, loff_t *pos)
664 * Callback returns cpu-id to iterator for show routine, NULL to stop.
665 * However since NULL is also a valid cpu-id (0), we use a round-about
666 * way to pass it w/o having to kmalloc/free a 2 byte string.
667 * Encode cpu-id as 0xFFcccc, which is decoded by show routine.
669 return *pos < nr_cpu_ids ? cpu_to_ptr(*pos) : NULL;
672 static void *c_next(struct seq_file *m, void *v, loff_t *pos)
675 return c_start(m, pos);
678 static void c_stop(struct seq_file *m, void *v)
682 const struct seq_operations cpuinfo_op = {
689 static DEFINE_PER_CPU(struct cpu, cpu_topology);
691 static int __init topology_init(void)
695 for_each_present_cpu(cpu)
696 register_cpu(&per_cpu(cpu_topology, cpu), cpu);
701 subsys_initcall(topology_init);